(19) INDIA

(22) Date of filing of Application :05/12/2024

(43) Publication Date : 13/12/2024

(54) Title of the invention : Usage of Active learning techniques in teaching effectively the truth table of OR logic gate

<ul> <li>(51) International classification</li> <li>(86) International Application No Filing Date</li> <li>(87) International Publication No</li> <li>(61) Patent of Addition to Application Number Filing Date</li> <li>(62) Divisional to Application Number Filing Date</li> </ul>	:G09B0007020000, G09B0007000000, G09B0019000000, G06N0003045000, G09B0023180000 :NA :NA :NA :NA :NA :NA :NA	<ul> <li>(71)Name of Applicant :</li> <li>(71)Name of Applicant : Malla Reddy Engineering College Dhulapally post via Kompally Maisammaguda Secunderabad</li></ul>
---	---	--

(57) Abstract :

(37) Abstract : 3. Abstract : it and produces a logical output that can be either "true" or "false". The operation of a digital circuit or a digital system. It is an electronic circuit that executes logical operations based on the inputs provided to it and produces a logical output that can be either "true" or "false". The operation of logic gates is based on the Boolean mathematics. In order to become proficient in digital electronics understanding logic gates is the basic requirement. Students often get confused to make a distinction between logic gates. Many Researchers are developing various effective teaching approaches like active learning techniques based on common student misconceptions to evaluate the effects of pedagogical changes. We proposed an active learning technique to comprehend logic gates effectively. We noticed that students felt very comfortable in realizingOR gate by this method and gave a very good feedback

No. of Pages : 6 No. of Claims : 1